


電機資訊學院 2024 作 BRAIN PLUS HAND 實作專題競賽



Ultra-Thin-Body Field-Effect Transistor Array Enabled by CVD Grown Few-Layer MoS₂

Group number: EECS007, Author: Cheng-You Wu



Introduction

- Two-dimensional semiconductor MoS₂, with exceptional properties, has shed light on implementing cutting-edge nanoelectronics and optoelectronics for sub-nano technology applications. Specifically, its atomic-thin structure and intriguing electrical characteristics make MoS₂ a promising contender to drive rapid nanotransistor advancements in the 21st century. Our research, utilizing low-pressure chemical vapor deposition (LPCVD) synthesis, has successfully addressed vital challenges, enabling the production of large-scale, high-quality MoS₂ films. This achievement significantly paves the way for realizing compact and high-performance electronic devices.
- In our research, we introduced a novel approach to fabricate back-gated Field-Effect Transistor (FET) arrays using MoS₂ films on a specific substrate. Through non-destructive analysis and electrical evaluations, we highlighted the characteristics of our multi-layer MoS₂ and effectively engineered ultra-thin-body FET arrays.

Experimental method

- Material synthesis:** Utilizing solid sulfur and MoO₃ powders as precursors, we synthesized continuous, high-quality MoS₂ thin films on a 0.5cm x 0.5cm sapphire substrate. The growth was conducted inside a quartz tube, with an Ar flow of 70 sccm as the carrier gas. Optimal conditions were maintained at 780°C and 10 torr, with a precise growth duration of 30 minutes.
- Material Transfer:** 3% polycarbonate(PC)/chloroform was spin-coated onto the MoS₂ as a supporting layer, the supporting layer-capped MoS₂ detached using 2M NaOH, and collected onto a target substrate. The supporting layer was then dissolved in chloroform over 12 hours to finish MoS₂ transfer.
- Device fabrication:** Photolithography involves defining the FET electrode array pattern with precision, using a mask aligner to achieve a detailed array pattern with 4μm channel length. Metal deposition starts with a 2 nm Cr layer for strong adhesion, followed by a 50 nm layer of Au as contact metal by thermal evaporation. After FET array structure formation, Digital Light Processing (DLP) accurately defines isolation regions, and Reactive Ion Etching (RIE) is employed to ensure device isolation. This safeguards each unit from cross-talk




Figure 1: MoS₂ back-gated FET arrays process flow.

Device structure




Figure 4: Schematic diagram of multi-layer MoS₂ back-gated FET device




Figure 5: Optical image of MoS₂ back-gated FET array

Results: Electrical properties




Figure 6: (a) (b) Transfer & Output characteristics of MoS₂ FET with Cr/Au as contact metal.

(c) (d) Transfer & Output characteristics of MoS₂ FET with Ag/Au as contact metal.

Table 1: Electrical properties of MoS₂ FET .

Contact	μ (cm ² /V*s)	S.S (V/decade)	On/Off ratio	V _{th} (V)
Cr/Au	11.67	4.59	1.3 X 10 ⁷	29.06
Ag/Au	7.75	4.37	5.8 X 10 ⁶	25.92

Results: Material Characterization




Figure 2: Optical images of (a) ~ (d) Single crystal to continuous film MoS₂




Figure 3: (a) PL spectrum of multi-layer MoS₂, (b) Raman spectra of as-grown multi-layer MoS₂ using 532nm laser excitation. (c) AFM image of continuous MoS₂. (d) Height profile obtained along the red line marked in the AFM image

Conclusion

- We've adeptly employed the LPCVD method to achieve the synthesis of continuous multi-layer MoS₂ thin films with exceptional coverage. Through rigorous optical characterization, including Raman and PL spectroscopy, we've authenticated the intrinsic quality of the material.
- Our uniquely designed fabrication process allowed for the mass production of ultra-thin-body FET arrays. Impressively, the resulting back-gated FETs demonstrated a remarkable on/off ratio reaching 10⁷, underscoring both the efficacy of our approach and the superior electronic attributes of the synthesized material. This sets a promising trajectory for advancing the realm of nanoelectronics in the future.